

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: Savaria et al.

Application No.: 10/023,478


Filed: December 20, 2001

Title: METHODS, APPARATUS, AND
SYSTEMS FOR REDUCING
INTERFERENCE ON NEARBY
CONDUCTORS



Group: 2811

Examiner: (Unknown)



* * * *

May 30, 2002

INFORMATION DISCLOSURE STATEMENT

Hon. Commissioner of Patents
Washington, D. C. 20231

Sir:

Attached is a Form PTO-1449 listing the enclosed documents.

Should a first Action on the merits have been issued on the same day or before this Information Statement is filed, please accept this Information Disclosure Statement under Rule 97(c) and charge the requisite Rule 17(p) fee to our Deposit Account No. 03-3975, under order No. 038700/0290549 and proceed to consider this Information Disclosure Statement.

This Information Disclosure Statement is intended to be in full compliance with the rules, but should the Examiner find any part of its required content to have been omitted, prompt notice to that effect is earnestly solicited, along with additional time under Rule 97(f), to enable Applicant to comply fully.


05/31/2002 ANABI1 00000049 033975 10023478
01 FC:126 180.00 CH

RECEIVED
JUN - 3 2002
10 2800 MAIL ROOM

Consideration of the foregoing and enclosures plus the return of a copy of the herewith Form PTO-1449 with the Examiner's initials in the left column per MPEP 609 along with an early Action on the merits of this application are earnestly solicited.

Respectfully submitted,

PILLSBURY WINTHROP LLP



Kerry Hartman

Reg. No. 41,818

Phone: (703) 905-2085

KH:emg
1600 Tysons Boulevard
McLean, VA 22102
Tel. (703) 905.2000
Fax: (703) 905.2500

FORM PTO-1449 (modified)
To: U.S. Department of Commerce
(PW FORM PAT-1449)
Patent and Trademark Office

Atty.
Dkt. No.

M#

Client Ref.

0290549

P(US)2001-201

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Applicant: SAVARIA et al.

Appln. No.: 10/023, 478

Filing Date: December 20, 2001

Date: May 30, 2002

Page 1 of 1

Examiner:

Group Art Unit: 2811

U.S. PATENT DOCUMENTS

Examiner's Initials*	Document Number	Date MM/YYYY	Name (Family Name of First Inventor)	Class	Sub Class	Filing Date (if appropriate)
	AR 5,101,347	03/1992	BALAKRISHNAN et al.			
	BR 5,815,031	09/1998	TAN et al.			
	CR 5,886,943	03/1999	SEKIGUCHI et al.			
	DR 5,892,981	04/1999	WIGGERS			
	ER 5,994,766	11/1999	SHENOY et al.			
	FR 5,994,946	11/1999	ZHANG			
	GR 6,008,705	12/1999	GHOSHAL			
	HR 6,015,300	01/2000	SCHMIDT, JR. et al.			
	IR 6,081,146	06/2000	SHIOCHI et al.			
	JR 6,110,221	08/2000	PAI et al.			
	KR 6,114,890	09/2000	OKAJIMA et al.			
	LR 6,184,702 B1	02/2001	TAKAHASHI et al.			

FOREIGN PATENT DOCUMENTS

Document Number	Date MM/YYYY	Country	Inventor Name	English Abstract	Translation Readily Available
				Enc No	Enc No

OTHER (Including in this order Author, Title, Periodical Name, Date, Pertinent Pages, etc.)

MR	Ismail et al., Repeater Insertion in Tree Structured Inductive Interconnect, Proceedings of the 1999 International Conference on Computer-aided Design, November 1999, pp. 420-424.				
NR	Ismail et al., Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits, Proceedings of the 36th ACM/IEEE Conference on Design Automation Conference, June 1999, 4 pages.				
OR	Alpert et al., Buffer Insertion With Accurate Gate and Interconnect Delay Computation, Proceedings of the 36th ACM/IEEE Conference on Design Automation Conference, June 1999, 6 pages.				
PR	Alpert et al., Buffer Insertion for Noise and Delay Optimization, Proceedings of the 35th annual conference on Design Automation Conference, May 1998, pp. 362-367				
QR	Davari et al., CMOS Scaling for High Performance and Low Power - The Next Ten Years, Proceedings of the IEEE, vol. 83, No. 4, April 1995, pp. 595-606.				
RR	Nose et al., Two Schemes to Reduce Interconnect Delay in Bi-directional and Uni-directional Buses, 2001 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 193-194.				
SR	PCB Design Guidelines for Reduced EMI, Texas Instruments, SZZA009, November 1999, pp. i-iv and 1-19.				
TR	Sato et al., A 5-Gbyte/s Data-Transfer Scheme With Bit-to-Bit Skew Control For Synchronous DRAM, IEEE Journal of Solid State Circuits, vol. 34, No. 5, May 1999, pp. 653-660.				

Examiner

Date Considered:

*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.